ARM instruction
- data processing instruction : binary encoding
add r2, r0, r1
[ 0x e0802001 ] ::16진수(hex)
↓
총 32 bits
.
1110 00 0 0100 0 0000 0010 00000 00 0 0001 ::2진수(bin)
AL X i add s r0 r2 #0 LSL 4 r1
-------------------------------------------------------------------------------
cond | X | i |opcode | s | Rn | Rd | operand2
cond : condition code (ex. EQ, NE, GE, LT,...)
s : set condition codes
Rn : first operand register
Rd : destination register
i : 1 -> #rot [11:8], immediate [7:0]
0 -> ...
=>addal r2, r0, r1, LSL #0
'dev, tech > embedded' 카테고리의 다른 글
ARM Cores (0) | 2006.07.13 |
---|---|
Branch instructions (0) | 2006.07.13 |
CISC & RISC (0) | 2006.07.13 |
state change example (0) | 2006.07.13 |
<img src="http://blogimgs.naver.com/nblog/ico_scrap01.gif" class="i_scrap" width="50" height="15" alt="본문스크랩" /> Exception Vector Table (0) | 2006.07.13 |
댓글